



Issue Date:May.07.2009
Model No.: V470H2-L02
Preliminary

TFT LCD Approval Specification

MODEL NO.: V470H2 – L02

Customer:	
Approved by:	
Note:	

Approved Dy	TV Head Division	
Approved By	LY Chen	

Reviewed By	QA Dept.	Product Development Div.		
	Kc_Ko	WT Lin		

Propared By	LCD TV Marketing and Product Management Div.				
Prepared By	Ken Wu HT Hung				



②

CONTENTS

REVISION HISTORY	4
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION	5
1.4 GENERAL SPECIFICATIONS	5
2. ABSOLUTE MAXIMUM RATINGS	
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 PACKAGE STORAGE	
2.3 ELECTRICAL ABSOLUTE RATINGS	
2.3.1 TFT LCD MODULE	
2.3.2 BACKLIGHT INVERTER UNIT	8
3. ELECTRICAL CHARACTERISTICS	
3.1 TFT LCD MODULE	
3.2 BACKLIGHT UNIT	
3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTERISTICS	
3.2.2 INVERTER CHARACTERISTICS	
3.2.3 INVERTER INTERFACE CHARACTERISTICS	13
4. BLOCK DIAGRAM OF INTERFACE	15
4.1 TFT LCD MODULE	
5. INPUT TERMINAL PIN ASSIGNMENT	16
5.1 TFT LCD Module Input	16
5.2 BACKLIGHT UNIT	
5.3 INVERTER UNIT	18
5.4 BLOCK DIAGRAM OF INTERFACE	19
5.5 LVDS INTERFACE	20
5.6 COLOR DATA INPUT ASSIGNMENT	22
6. INTERFACE TIMING	29
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	
6.2 POWER ON/OFF SEQUENCE	
O.E. I OVERT ONOTE DEGOENOE	20





Issue Date:May.07.2009
Model No.: V470H2-L02
Preliminary

7. OPTICAL CHARACTERISTICS	26
7.1 TEST CONDITIONS	26
7.2 OPTICAL SPECIFICATIONS	27
8. PRECAUTIONS	30
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	30
8.2 SAFETY PRECAUTIONS	30
9. DEFINITION OF LABELS	
9.1 CMO MODULE LABEL	31
10. PACKAGING	33
11 MECHANICAL CHARACTERISTICS	35



REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 1.0	May. 07, 2009	All	All	The preliminary specification was first issued.
1				





1. GENERAL DESCRIPTION

1.1 OVERVIEW

V470H2-L02 is a 47" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface.

This module supports 1920 x 1080 Full HDTV format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (450 nits)
- High contrast ratio (4000:1)
- Fast response time (Gray to gray average 6.5 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for response time for 50/60 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1039.68 (H) x584.82 (V) (47" diagonal)	mm	(1)
Bezel Opening Area	1049(H) x 539 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.5405 (H) x 0.1805 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%)/ Hard coating (3H)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.





Issue Date:May.07.2009 Model No.: V470H2-L02

Preliminary

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note	
	Horizontal (H)	-	1096	-	mm		
Module Size	Vertical (V)	-	640	-	mm	(1), (2)	
	Depth (D)	-	52.7	-	mm		
Weight		-	12300	-	g	-	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.




Issue Date:May.07.2009 Model No.: V470H2-L02 **Preliminary**


2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol		V	⁄alue	Unit	Note
nem			Min.	Max.	Offic	Note
Storage Temperature	TST		-20	+60	ōС	(1)
Operating Ambient Temperature	TOP		0	50	°C	(1), (2)
Shock (Non-Operating)	SNOP	X,Y axis	-	50	G	(3), (5)
Shock (Non-Operating)	ONO	Z axis		35	G	(3), (5)
Vibration (Non-Operating) VNOF		OP	-	1.0	G	(4), (5)

- Note (1) Temperature and relative humidity range is shown in the figure below.
 - (a) 90 %RH Max. (Ta \leq 40 ${}^{\circ}$ C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note
item	Syllibol	Min.	Max.	Unit	Note
Power Supply Voltage	VCC	-0.3	13.5	٧	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	(1)

2.3.2 BACKLIGHT INVERTER UNIT

ltom	Cymbol	Value		Lloit	Note
Item	Symbol	Min.	Max.	Unit	Note
Lamp Voltage	VW	70	3000	VRMS	
Power Supply Voltage	VBL	0	30	V	(1)
Control Signal Level	_	-0.3	7	V	(1), (3)

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals include On/Off Control and Internal PWM Control.



3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

Parameter		Symbol	Value			Unit	Note		
	Faiaille	elei	Symbol	Min.	Тур.	Max.	Offic	Note	
Power Sup	ply Voltage		VCC	10.8	12	13.2	V	(1)	
Power Sup	ply Ripple Vo	Itage	VRP	-	-	200	mV		
Rush Current		IRUSH	-	-	4.4	А	(2)		
		White Pattern	-	-	0.47		А		
		Vertical Stripe	-	-	1.0	1.2	Α	(3)	
		Black Pattern	-	-	0.46	\(\rightarrow	Α		
LVDS	Common Inp	ut Voltage	VLVC	1.125	1.25	1.375	V		
interface Terminating Resistor		RT	·	100	-	ohm			
CMOS Input High Threshold Voltage		reshold Voltage	VIH	2.7	-	3.3	V		
interface	Input Low Th	reshold Voltage	VIL	0	-	0.7	V		

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:











Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, fv = 60 Hz, whereas a power dissipation check pattern below is displayed.







3.2 BACKLIGHT UNIT

3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTERISTICS

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

Parameter	Symbol		Value	Unit	Nata	
raiametei	Syllibol	Min.	Тур.	Max.	Offic	Note
Lamp Input Voltage	VL	-	1200	-	VRMS	-
Lamp Current	IL	11.2	11.5	11.8	mARMS	(1)
Lamp Turn On Voltage	VS	-	-	2090	VRMS	Ta = 0 ºC
Lamp rum On voltage	VS	-	-	1700	VRMS	Ta = 25 ºC
Operating Frequency	FL	40	-	70	KHz	
Lamp Life Time	LBL	50,000		4	Hrs	(2)

3.2.2 INVERTER CHARACTERISTICS

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

/						
Parameter	Value				Unit	Nata
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note
Power Consumption	P_{BL}		170		W	(5), IL =11.5 mA
Power Supply Voltage	VBL	22.8	24.0	25.2	VDC	
Power Supply Current	IBL	O -	5.4	-	Α	Non Dimming
Input Ripple Noise	-	-	-	912	mVP-P	VBL=22.8V
Oscillating Frequency	FW	37	40	43	kHz	
Dimming Frequency	FB	150	160	170	Hz	
Minimum Duty Ratio	DMIN	-	20	-	%	

- Note (1) Lamp current is measured by utilizing AC current probe
- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at






Issue Date:May.07.2009 Model No.: V470H2-L02 **Preliminary**

the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}$ C and $I_L = 11.2 \sim 11.8 mArms$.

Note (5) The measurement condition of Max. value is based on 47" backlight unit under input voltage 24V, average lamp current 11.5 mA and lighting 30 minutes later.










3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		Cumbal	Test	Value		Unit Note		
		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	VBLON	_	2.0	_	5.0	V	
On/Off Control Voltage	OFF	VBLON	_	0	_	0.8	٧	
Internal PWM Control	MAX	VIPWM	_	2.85	3.0	3.15	٧	maximum duty ratio
Voltage	MIN	VIPVVIVI	_	_	0	_	٧	minimum duty ratio
External PWM Control	НІ	VEPWM	_	2.0	_	5.0	٧	Duty on
Voltage	LO	VEFVVIVI	_	0	_	0.8	V	Duty off
Status Signal	НІ	Ctatua	_	3.0	3.3	3.6	V	Normal
Status Signal	LO	- Status -	_	0		0.8	V	Abnormal
VBL Rising Time		Tr1	_	30		-	ms	100/ 000/ \/
VBL Falling Time		Tf1	_	30		_	ms	10%-90%V _{BL}
Control Signal Rising Ti	me	Tr	-	-) –	100	ms	
Control Signal Falling Ti	me	Tf	70		_	100	ms	
PWM Signal Rising Tim	е	TPWMR		_	_	50	us	
PWM Signal Falling Tim	е	TPWMF		_	_	50	us	
Input Impedance		Rin	_	1	_	_	МΩ	
PWM Delay Time		TPWM	_	100	_	_	ms	
PLON Dolay Time		T _{on}	_	300	_	_	ms	
BLON Delay Time		T _{on1}	_	300	_	_	ms	
BLON Off Time		Toff	_	300	_	_	ms	

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON Turn OFF sequence: BLOFF → PWM signal → VBL










4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE





5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

· I LCI	D Module Ir	iput			
Pin	Name	Description	Note		
1	N.C.	No Connection			
2	N.C.	No Connection			
3	N.C.	No Connection (2)			
4	N.C.	No Connection	(2)		
5	N.C.	No Connection			
6	N.C.	No Connection			
7	SELLVDS	LVDS data format Selection	(3)(5)		
8	N.C.	No Connection	(2)		
9	ODSEL	Overdrive Lookup Table Selection	(4)(5)		
10	N.C.	No Connection	(2)		
11	N.C.	No Connection	(2)		
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0			
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0			
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1			
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1			
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2			
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2			
18	GND	Ground			
19	ECLK-	Even pixel Negative LVDS differential clock input.			
20	ECLK+	Even pixel Positive LVDS differential clock input.			
21	GND	Ground			
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3			
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3			
24	N.C.	No Connection	(2)		
25	N.C.	No Connection	(2)		
	N.C.	No Connection	(2)		
	N.C.	No Connection	(2)		
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0			
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0			
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1			
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1			
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2			
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2			
	GND	Ground			
35	OCLK-	Odd pixel Negative LVDS differential clock input			
36	OCLK+	Odd pixel Positive LVDS differential clock input			
	GND	Ground			
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3			
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3			
	N.C.	No Connection	(2)		
	N.C.	No Connection	(2)		
	N.C.	No Connection	(2)		
	N.C.	No Connection	(2)		
	GND	Ground	, ,		
	GND	Ground			
	GND	Ground			
	GND	Ground			
47	GIND	around			





49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	

Note (1) Connector part no.: GS13512-1411S-7F (Foxconn KunShan). or equivalent

Note (2) Please be reserved to open.

Note (3) Low: VESA LVDS Format (default), High: JEIDA LVDS Format.

Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L or NC	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) Low = Open or connect to GND, High = Connect to +3.3V


5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN3~CN26: BHR-04VS-1 (JST).

Pin	Name Descript		Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1, manufactured by JST. The mating header on inverter part number is SM02(12.0)B-BHS-1-TB(LF).







Issue Date:May.07.2009 Model No.: V470H2-L02 **Preliminary**

5.3 INVERTER UNIT

CN1: S14B-PH-SM4-TB(D)(LF)(JST) or equivalent

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	STATUS	Normal (3.3V) Abnormal(GND)
12	E_PWM	External PWM Control Signal
13	I_PWM	Internal PWM Control Signal
14	BLON	BL ON/OFF

Note (1) Pin 12: External PWM control (use pin 12): Pin 13 must open.

Note (2) Pin 13: Internal PWM control (use pin 13): Pin 12 must open.


Note (3) Pin 12 and Pin 13 can't open in the same period.

CN3~CN26: SM02(12.0)B-BHS-1-TB(LF)(JST) or equivalent

Pin №	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage



5.4 BLOCK DIAGRAM OF INTERFACE





Issue Date:May.07.2009 Model No.: V470H2-L02 **Preliminary**


ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE : Data enable signal DCLK : Data clock signal

Notes: (1) The system must have the transmitter to drive the module.

- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.


5.5 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=L or OPEN)





JEDIA LVDS format: (SELLVDS pin=H)



R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

Notes: (1)_RSVD_(reserved) pins on the transmitter shall be "H" or "L".







5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Da		Sigr				•							
Color		Red				Green					Blue														
	ln	R7	R6	R5	R4	R3	R2	R1	R0	G7		G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1_	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:			:	•	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:[\sim	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Rea	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:			: `		:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:				:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Crov	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray	`´:	:		:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale Of	:	:			7	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
1	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Frequency		1/Tc	60	74.25	80	MHz	-
Clock	Input cycle to cycle jitter	Trcl	1	1	200	ps	-
LVDS Receiver	Setup Time	Tlvsu	600	1	1	ps	
Data	Hold Time	Tlvhd	600	1	1	ps	
	Frame Rate	Fr5	47	50	53	Hz	(1)
Vertical Active	Fidille hate	Fr6	57	60	63	Hz	(2)
Display Term	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
Display Tellii	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	55	Th	-
Llawinantal Astica	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	960	960	960	Tc	-
Display Tellii	Blank	Thb	90	140	190	Тс	-

Note (1) (ODSEL) = (H). Please refer to 5.1 for detail information.

(2) (ODSEL) = (L). Please refer to 5.1 for detail information.


INPUT SIGNAL TIMING DIAGRAM







LVDS INPUT INTERFACE TIMING DIAGRAM






6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Note.

Power ON/OFF Sequence

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen. There is no reliability issue when the T5, T6 timing missing the range.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.






7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	оС		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	VCC	12	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTIC				
Lamp Current	IL	11.5±0.5	mA		
Oscillating Frequency (Inverter)	FW	40±3	KHz		
Vertical Frame Rate	Fr	60	Hz		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.







7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		3000	4000	-	-	Note (2)	
Response Time		Gray to gray		-	6.5	-	ms	Note (3)	
Center Luminance of White		LC		350	450	-	cd/m ²	Note (4)	
White Variation		δW		-	-	1.3	-	Note (6)	
Cross Talk		СТ		-	-	- 4		Note (5)	
		Rx			(0.642)		-		
	Red	Ry	θx=0°, θy =0° Viewing angle		(0.334)	Typ. +0.03	-		
	Croon	Gx	at normal direction		(0.272)		-		
	Green	Gy		Тур.	(0.601)		-	_	
Color Chromaticity	Blue	Вх		-0.03	(0.150)		-		
		Ву			(0.068)		-		
	White	Wx	70		(0.285)		-		
	vvriite	Wy			(0.293)		-		
	Color Gamut	C.G		-	72	-	%	NTSC	
N/ A I	Horizontal	θх+		80	88	-			
	TIOTIZOTILAT	θх-	CP>20	80	88	1	Dog	Note (1)	
Viewing Angle	Vertical	θ Y +	CR≥20	80	88	-	Deg.	Note (1)	
	vertical	θ Y -		80	88	-			

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Eldim EZ-Contrast 160R



Issue Date:May.07.2009 Model No.: V470H2-L02 **Preliminary**




Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Surface Luminance with all white pixels Contrast Ratio (CR) = Surface Luminance with all black pixels

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, and 255. Gray to gray average time means the average switching time of gray level 0, 63,127,191,255 to each other.

Note (4) Definition of Luminance of White (LC, LAVE):

Measure the luminance of gray level 255 at center point and 5 points LC = L(5), where L(X) is corresponding to the luminance of the point X at the figure in Note (6).



Issue Date:May.07.2009 Model No.: V470H2-L02 **Preliminary**


Note (5) Definition of Cross Talk (CT):


$$CT = \mid YB - YA \mid / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)






Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$







8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight. [3]
- Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- Do not disassemble the module. [6]
- Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily [7] scratched.
- Moisture can easily penetrate into LCD module and may cause the damage during operation. [8]
- When storing modules as spares for a long time, the following precaution is necessary.
 - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35℃ at normal humidity without condensation.
 - [9.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- After the module's end of life, it is not harmful in case of normal operation and storage.




Issue Date:May.07.2009 Model No.: V470H2-L02 **Preliminary**

9. DEFINITION OF LABELS


9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V470H2-L02

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.





Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Issue Date:May.07.2009 Model No.: V470H2-L02 **Preliminary**

10. PACKAGING

10.1 PACKING SPECIFICATIONS

(1) 3 LCD TV modules / 1 Box

(2) Box dimensions: 1190(L)x280(W)x712(H)mm

(3) Weight: approximately 42 Kg (3 modules per box)

10.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.10-1 packing method










Sea / Land Transportation (40ft HQ Container)



Gross: 534kg

Figure.10-2 packing method

34



11. MECHANICAL CHARACTERISTICS

